"A 4nm 16Gb/s/pin Single-Ended PAM4 Parallel Transceiver with ..."

Jahoon Jin et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ISSCC42615.2023.10067738

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/JinLMJLCKHJKLK23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/JinLMJLCKHJKLK23
Jahoon Jin, Soo-Min Lee, Kyunghwan Min, Sodam Ju, Jihoon Lim, Hyunsu Chae, Kwonwoo Kang, Yunji Hong, Yeongcheol Jeong, Sang-Ho Kim, Jongwoo Lee, Joonsuk Kim:
A 4nm 16Gb/s/pin Single-Ended PAM4 Parallel Transceiver with Switching-Jitter Compensation and Transmitter Optimization. ISSCC 2023: 404-405

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.