"20.5 A dual-symmetrical-output switched-capacitor converter with dynamic ..."

Junmin Jiang et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2017.7870402

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/JiangLKUM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/JiangLKUM17
Junmin Jiang, Yan Lu, Wing-Hung Ki, Seng-Pan U, Rui Paulo Martins:
20.5 A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS. ISSCC 2017: 344-345

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.