"19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms ..."

Ahmed I. Hussein et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2017.7870393

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HusseinVSP17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HusseinVSP17
Ahmed I. Hussein, Sriharsha Vasadi, Mazen Soliman, Jeyanandh Paramesh:
19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms jitter. ISSCC 2017: 326-327

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.