"An 8.8GHz 198mW 16x64b 1R/1W variationtolerant register file in 65nm CMOS."

Steven K. Hsu et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2006.1696235

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HsuAAMKB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HsuAAMKB06
Steven K. Hsu, Amit Agarwal, Mark A. Anders, Sanu Mathew, Ram Krishnamurthy, Shekhar Borkar:
An 8.8GHz 198mW 16x64b 1R/1W variationtolerant register file in 65nm CMOS. ISSCC 2006: 1785-1797

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.