"A 0.004mm2 250μW ΔΣ TDC with time-difference ..."

Jong-Phil Hong et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6176992

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HongKLXJPKKP12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HongKLXJPKKP12
Jong-Phil Hong, Sung-Jin Kim, Jenlung Liu, Nan Xing, Tae-Kwang Jang, Jaejin Park, Jihyun F. Kim, Taeik Kim, Hojin Park:
A 0.004mm² 250μW ΔΣ TDC with time-difference accumulator and a 0.012mm² 2.5mW bang-bang digital PLL using PRNG for low-power SoC applications. ISSCC 2012: 240-242

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.