"A process-variation-tolerant dual-power-supply SRAM with ..."

Osamu Hirabayashi et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2009.4977506

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HirabayashiKSTKSKFFNSKY09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HirabayashiKSTKSKFFNSKY09
Osamu Hirabayashi, Atsushi Kawasumi, Azuma Suzuki, Yasuhisa Takeyama, Keiichi Kushida, Takahiko Sasaki, Akira Katayama, Gou Fukano, Yuki Fujimura, Takaaki Nakazato, Yasushi Shizuki, Natsuki Kushiyama, Tomoaki Yabe:
A process-variation-tolerant dual-power-supply SRAM with 0.179µm² Cell in 40nm CMOS using level-programmable wordline driver. ISSCC 2009: 458-459

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.