"A sub-2W 10GBase-T analog front-end in 40nm CMOS process."

Tarun Gupta et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6177068

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/GuptaYWTSAKVAC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/GuptaYWTSAKVAC12
Tarun Gupta, Frank Yang, Dong Wang, Ali Tabatabaei, Ramesh Singh, Hesam Amir Aslanzadeh, Alireza Khalili, Saurabh Vats, Susan Arno, Sean Campeau:
A sub-2W 10GBase-T analog front-end in 40nm CMOS process. ISSCC 2012: 410-412

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.