"Highly Interleaved 5b 250MS/s ADC with Redundant Channels in 65nm CMOS."

Brian P. Ginsburg, Anantha P. Chandrakasan (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523146

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/GinsburgC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/GinsburgC08
Brian P. Ginsburg, Anantha P. Chandrakasan:
Highly Interleaved 5b 250MS/s ADC with Redundant Channels in 65nm CMOS. ISSCC 2008: 240-241

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.