"6.2 133Mpixel 60fps CMOS image sensor with 32-column shared high-speed ..."

Ryohei Funatsu et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2015.7062951

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/FunatsuHYSREYSN15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/FunatsuHYSREYSN15
Ryohei Funatsu, Steven Huang, Takayuki Yamashita, Kevin Stevulak, Jeff Rysinski, David Estrada, Shi Yan, Takuji Soeno, Tomohiro Nakamura, Tetsuya Hayashida, Hiroshi Shimamoto, Barmak Mansoorian:
6.2 133Mpixel 60fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs. ISSCC 2015: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.