"Intermittent resonant clocking enabling power reduction at any clock ..."

Hiroshi Fuketa et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487804

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/FuketaNTS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/FuketaNTS13
Hiroshi Fuketa, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai:
Intermittent resonant clocking enabling power reduction at any clock frequency for 0.37V 980kHz near-threshold logic circuits. ISSCC 2013: 436-437

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.