"A 0.4-to-3GHz digital PLL with supply-noise cancellation using ..."

Amr Elshazly et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2011.5746233

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ElshazlyIYYH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ElshazlyIYYH11
Amr Elshazly, Rajesh Inti, Wenjing Yin, Brian Young, Pavan Kumar Hanumolu:
A 0.4-to-3GHz digital PLL with supply-noise cancellation using deterministic background calibration. ISSCC 2011: 92-94

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.