"A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to ..."

Konstantinos Doris et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2011.5746272

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/DorisJNZW11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/DorisJNZW11
Konstantinos Doris, Erwin Janssen, Claudio Nani, Athon Zanikopoulos, Gerard van der Weide:
A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist. ISSCC 2011: 180-182

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.