"A 65nm CMOS SoC with embedded HSDPA/EDGE transceiver, digital baseband and ..."

Alberto Cicalini et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2011.5746357

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/CicaliniAABCFGHKMNNOQRSSSSSZZS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/CicaliniAABCFGHKMNNOQRSSSSSZZS11
Alberto Cicalini, Sankaran Aniruddhan, Rahul Apte, Frederic Bossu, Ojas Choksi, Dan Filipovic, Kunal Godbole, Tsai-Pi Hung, Christos Komninakis, David Maldonado, Chiewcharn Narathong, Babak Nejati, Deirdre O'Shea, Xiaohong Quan, Raj Rangarajan, Janakiram Sankaranarayanan, Andrew See, Ravi Sridhara, Bo Sun, Wenjun Su, Klaas van Zalinge, Gang Zhang, Kamal Sahota:
A 65nm CMOS SoC with embedded HSDPA/EDGE transceiver, digital baseband and multimedia processor. ISSCC 2011: 368-370

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.