"An N40 256K×44 embedded RRAM macro with SL-precharge SA and ..."

Chung-Cheng Chou et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2018.8310392

access: closed

type: Conference or Workshop Paper

metadata version: 2018-03-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ChouLTLCCCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ChouLTLCCCC18
Chung-Cheng Chou, Zheng-Jun Lin, Pei-Ling Tseng, Chih-Feng Li, Chih-Yang Chang, Wei-Chi Chen, Yu-Der Chih, Tsung-Yung Jonathan Chang:
An N40 256K×44 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance. ISSCC 2018: 478-480

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.