"A flash memory controller for 15μs ultra-low-latency SSD using ..."

Wooseong Cheong et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2018.8310322

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/CheongYWHKLCKKY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/CheongYWHKLCKKY18
Wooseong Cheong, Chanho Yoon, Seonghoon Woo, Kyuwook Han, Daehyun Kim, Chulseung Lee, Youra Choi, Shine Kim, Dongku Kang, Geunyeong Yu, Jaehong Kim, Jaechun Park, Ki-Whan Song, Ki-Tae Park, Sangyeun Cho, Hwaseok Oh, Daniel D. G. Lee, Jin-Hyeok Choi, Jaeheon Jeong:
A flash memory controller for 15μs ultra-low-latency SSD using high-speed 3D NAND flash with 3μs read time. ISSCC 2018: 338-340

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.