"15.3 A 65nm 3T Dynamic Analog RAM-Based Computing-in-Memory Macro and CNN ..."

Zhengyu Chen, Xi Chen, Jie Gu (2021)

> Home

Details and statistics

DOI: 10.1109/ISSCC42613.2021.9366045

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ChenCG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ChenCG21
Zhengyu Chen, Xi Chen, Jie Gu:
15.3 A 65nm 3T Dynamic Analog RAM-Based Computing-in-Memory Macro and CNN Accelerator with Retention Enhancement, Adaptive Analog Sparsity and 44TOPS/W System Energy Efficiency. ISSCC 2021: 240-242

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.