"22.1 A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with ..."

Yuefeng Cao et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454350

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/CaoZZMC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/CaoZZMC24
Yuefeng Cao, Minglei Zhang, Yan Zhu, Rui Paulo Martins, Chi-Hang Chan:
22.1 A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized Input Buffer. ISSCC 2024: 388-390

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.