"A 28nm 2Mb STT-MRAM Computing-in-Memory Macro with a Refined Bit-Cell and ..."

Hao Cai et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ISSCC42615.2023.10067339

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/CaiBHZCGTLSWYS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/CaiBHZCGTLSWYS23
Hao Cai, Zhong-Jian Bian, Yaoru Hou, Yongliang Zhou, Jia-Le Cui, Yanan Guo, Xiaoyun Tian, Bo Liu, Xin Si, Zhen Wang, Jun Yang, Weiwei Shan:
A 28nm 2Mb STT-MRAM Computing-in-Memory Macro with a Refined Bit-Cell and 22.4 - 41.5TOPS/W for AI Inference. ISSCC 2023: 500-501

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.