"A Combined Dynamic and Static Frequency Divider for a 40GHz PLL in 80nm CMOS."

George von Büren et al. (2006)

Details and statistics

DOI: 10.1109/ISSCC.2006.1696310

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics