"23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance ..."

Martin Brox et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2017.7870424

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/BroxBBCDFGHHLIK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/BroxBBCDFGHHLIK17
Martin Brox, Mani Balakrishnan, Martin Broschwitz, Cristian Chetreanu, Stefan Dietrich, Fabien Funfrock, Marcos Alvarez Gonzalez, Thomas Hein, Eugen Huber, Daniel Lauber, Milena Ivanov, Maksim Kuzmenka, Chris Mohr, Francisco Emiliano Munoz, Juan Ocon Garrido, Swetha Padaraju, Sven Piatkowski, Jan Pottgiesser, Peter Pfefferl, Manfred Plan, Jens Polney, Stefan Rau, Michael Richter, Ronny Schneider, Ralf Oliver Seitter, Wolfgang Spirkl, Marc Walter, Jörg Weller, Filippo Vitale:
23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance applications. ISSCC 2017: 388-389

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.