"TILE64 - Processor: A 64-Core SoC with Mesh Interconnect."

Shane Bell et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523070

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/BellEACJLMRBBMMRWABFKMSZ08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/BellEACJLMRBBMMRWABFKMSZ08
Shane Bell, Bruce Edwards, John Amann, Rich Conlin, Kevin Joyce, Vince Leung, John MacKay, Mike Reif, Liewei Bao, John F. Brown III, Matthew Mattina, Chyi-Chang Miao, Carl Ramey, David Wentzlaff, Walker Anderson, Ethan Berger, Nat Fairbanks, Durlov Khan, Froilan Montenegro, Jay Stickney, John Zook:
TILE64 - Processor: A 64-Core SoC with Mesh Interconnect. ISSCC 2008: 88-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.