"A 65nm C64x+ Multi-Core DSP Platform for Communications Infrastructure."

Sanjive Agarwala et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2007.373394

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/AgarwalaRHJMADNWGAGFCHCPVEVRKNFRMNSKWBMCNRR07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/AgarwalaRHJMADNWGAGFCHCPVEVRKNFRMNSKWBMCNRR07
Sanjive Agarwala, Arjun Rajagopal, Anthony M. Hill, Mayur Joshi, Steven Mullinnix, Timothy Anderson, Raguram Damodaran, Lewis Nardini, Paul Wiley, Peter Groves, John Apostol, Michael Gill, Jose Flores, Abhijeet Chachad, Alan Hales, Kai Chirca, Krishna Panda, Rama Venkatasubramanian, Patrick Eyres, Rajasekhar Velamuri, Anand Rajaram, Manjeri Krishnan, Jonathan Nelson, Jose Frade, Mujibur Rahman, Nuruddin Mahmood, Usha Narasimha, Snehamay Sinha, Sridhar Krishnan, William Webster, Duc Bui, Shriram Moharil, Neil Common, Rejitha Nair, Rajesh Ramanujam, Monica Ryan:
A 65nm C64x+ Multi-Core DSP Platform for Communications Infrastructure. ISSCC 2007: 262-601

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.