"Dynamically biased low power high performance 3.3V output buffer in a ..."

Karthik Rajagopal (2012)

> Home

Details and statistics

DOI: 10.1109/ISQED.2012.6187489

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/Rajagopal12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/Rajagopal12
Karthik Rajagopal:
Dynamically biased low power high performance 3.3V output buffer in a single well bulk CMOS 1.8V oxide 45nm process. ISQED 2012: 159-164

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.