"A Hybrid BIST Architecture and Its Optimization for SoC Testing."

Gert Jervan et al. (2002)

Details and statistics

DOI: 10.1109/ISQED.2002.996750

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23