default search action
"Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with ..."
Ya-Chi Huang, Meng-Hsueh Chiang, Shui-Jinn Wang (2019)
- Ya-Chi Huang, Meng-Hsueh Chiang, Shui-Jinn Wang:
Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with Inner Spacers for Low Power and Ultra-Low Power Applications. ISQED 2019: 231-234
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.