"Parallel Implementation of Sieving Algorithm on Heterogeneous CPU-GPU ..."

Mengsi Wu et al. (2024)

> Home

Details and statistics

DOI: 10.1007/978-981-97-9053-1_15

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispec/WuLCY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispec/WuLCY24
Mengsi Wu, Pei Li, Jiageng Chen, Shixiong Yao:
Parallel Implementation of Sieving Algorithm on Heterogeneous CPU-GPU Computing Architectures. ISPEC 2024: 258-272

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.