"FPGA Implementations of a Parallel Associative Processor with ..."

Zbigniew Kokosinski, Bartlomiej Malus (2008)

> Home

Details and statistics

DOI: 10.1109/ISPDC.2008.42

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ispdc/KokosinskiM08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispdc/KokosinskiM08
Zbigniew Kokosinski, Bartlomiej Malus:
FPGA Implementations of a Parallel Associative Processor with Multi-Comparand Multi-Search Operations. ISPDC 2008: 444-448

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.