"A practical clock tree synthesis for semi-synchronous circuits."

Masahiko Toyonaga et al. (2000)

> Home

Details and statistics

DOI: 10.1145/332357.332393

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispd/ToyonagaKYT00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/ToyonagaKYT00
Masahiko Toyonaga, Keiichi Kurokawa, Takuya Yasui, Atsushi Takahashi:
A practical clock tree synthesis for semi-synchronous circuits. ISPD 2000: 159-164

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.