![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Software-based Time Synchronization for Integrating Power Hardware in the ..."
Stefano Rinaldi et al. (2019)
- Stefano Rinaldi, Federico Bonafini, Paolo Ferrari, Alessandra Flammini, Marco Pasetti
, Emiliano Sisinni
:
Software-based Time Synchronization for Integrating Power Hardware in the Loop Emulation in IEEE1588 Power Profile Testbed. ISPCS 2019: 1-6
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.