"Exploiting FPGAs for technology-aware system-level evaluation of ..."

Simone Secchi, Paolo Meloni, Luigi Raffo (2010)

> Home

Details and statistics

DOI: 10.1109/ISPASS.2010.5452020

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ispass/SecchiMR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispass/SecchiMR10
Simone Secchi, Paolo Meloni, Luigi Raffo:
Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures. ISPASS 2010: 194-202

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.