"Memory access pattern-aware DRAM performance model for multi-core systems."

Hyojin Choi, Jongbok Lee, Wonyong Sung (2011)

> Home

Details and statistics

DOI: 10.1109/ISPASS.2011.5762716

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ispass/ChoiLS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispass/ChoiLS11
Hyojin Choi, Jongbok Lee, Wonyong Sung:
Memory access pattern-aware DRAM performance model for multi-core systems. ISPASS 2011: 66-75

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.