"Automatic testcase synthesis and performance model validation for high ..."

Robert H. Bell Jr. et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISPASS.2006.1620800

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ispass/BellBJSGTCBT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispass/BellBJSGTCBT06
Robert H. Bell Jr., Rajiv R. Bhatia, Lizy K. John, Jeff Stuecheli, John Griswell, Paul Tu, Louis Capps, Anton Blanchard, Ravel Thai:
Automatic testcase synthesis and performance model validation for high performance PowerPC processors. ISPASS 2006: 154-165

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.