"Coherence Maintenances to realize an efficient parallel processing for a ..."

Akira Yamawaki, Masahiko Iwane (2005)

> Home

Details and statistics

DOI: 10.1109/ISPAN.2005.27

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-29

- view
  authority control:
- export record
  dblp key:
  - conf/ispan/YamawakiI05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispan/YamawakiI05
Akira Yamawaki, Masahiko Iwane:
Coherence Maintenances to realize an efficient parallel processing for a Cache Memory with Synchronization on a Chip-Multiprocessor. ISPAN 2005: 324-333

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.