"Fault Tolerant Processor Arrays Based on 1 1/2-Track Switch with ..."

Tadayoshi Horita, Itsuo Takanami (1999)

> Home

Details and statistics

DOI: 10.1109/ISPAN.1999.778929

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ispan/HoritaT99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispan/HoritaT99
Tadayoshi Horita, Itsuo Takanami:
Fault Tolerant Processor Arrays Based on 1 1/2-Track Switch with Generalized Spare Distributions. ISPAN 1999: 135-137

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.