"A 0.8V 14bit 62.5kSPS non-binary cyclic ADC using SOTB CMOS technology."

Shuichiro Yamada et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISPACS48206.2019.8986371

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispacs/YamadaOSSMH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispacs/YamadaOSSMH19
Shuichiro Yamada, Toshiki Ohtsu, Minami Sasaki, Hao San, Tatsuji Matsuura, Masao Hotta:
A 0.8V 14bit 62.5kSPS non-binary cyclic ADC using SOTB CMOS technology. ISPACS 2019: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.