"Optimized VHDL-based Karatsuba polynomial multiplier generator for GF(2n)."

Muhammad Husni Santriaji, Arif Sasongko (2015)

> Home

Details and statistics

DOI: 10.1109/ISPACS.2015.7432779

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispacs/SantriajiS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispacs/SantriajiS15
Muhammad Husni Santriaji, Arif Sasongko:
Optimized VHDL-based Karatsuba polynomial multiplier generator for GF(2n). ISPACS 2015: 274-278

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.