"VLSI Implementation of Area-Efficient Parallelized Neural Network ..."

Tae Koan Yoo, Jong Kang Park, Jong Tae Kim (2019)

> Home

Details and statistics

DOI: 10.1109/ISOCC47750.2019.9027759

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/YooPK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/YooPK19
Tae Koan Yoo, Jong Kang Park, Jong Tae Kim:
VLSI Implementation of Area-Efficient Parallelized Neural Network Accelerator Using Hashing Trick. ISOCC 2019: 67-68

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.