default search action
"A 12-b 2 MS/s R-C Two-Step SAR ADC with Bit-Cycling Time Control and LSB ..."
Hyeokjoon Yang et al. (2020)
- Hyeokjoon Yang, Hyunbae Lee, Hanseul Kim, Sangwook Park, Jinwook Burm:
A 12-b 2 MS/s R-C Two-Step SAR ADC with Bit-Cycling Time Control and LSB Correction Logic. ISOCC 2020: 238-239
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.