"Integration of IP-Cores for the M3 Architecture with Low Area ..."

Friedrich Pauls, Sebastian Haas, Yogesh Verma (2024)

> Home

Details and statistics

DOI: 10.1109/ISOCC62682.2024.10762360

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/PaulsHV24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/PaulsHV24
Friedrich Pauls, Sebastian Haas, Yogesh Verma:
Integration of IP-Cores for the M³ Architecture with Low Area Overhead: Accelerator Support Module. ISOCC 2024: 340-341

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.