"Design of CMOS 5 Gb/s 4-PAM transceiver frontend for low-power memory ..."

Woo-Rham Bae, Byoung-Joo Yoo, Deog-Kyoon Jeong (2012)

> Home

Details and statistics

DOI: 10.1109/ISOCC.2012.6406922

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/BaeYJ12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/BaeYJ12
Woo-Rham Bae, Byoung-Joo Yoo, Deog-Kyoon Jeong:
Design of CMOS 5 Gb/s 4-PAM transceiver frontend for low-power memory interface. ISOCC 2012: 49-52

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.