"Parallel Algorithms for Minimizing Multiple-Valued Programmable Logic Arrays."

Parthasarathy P. Tirumalai, Varadarajan G. Vadakkencherry (1991)

> Home

Details and statistics

DOI: 10.1109/ISMVL.1991.130744

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/TirumalaiV91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/TirumalaiV91
Parthasarathy P. Tirumalai, Varadarajan G. Vadakkencherry:
Parallel Algorithms for Minimizing Multiple-Valued Programmable Logic Arrays. ISMVL 1991: 287-295

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.