"An Optimal Design Methodology of Ternary Logic in Iso-device Ternary CMOS."

JongHyun Ko et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISMVL51352.2021.00040

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ismvl/KoPYJKS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/KoPYJKS21
JongHyun Ko, KwanWoo Park, Suhyeong Yong, TaeGam Jeong, Taehak Kim, Taigon Song:
An Optimal Design Methodology of Ternary Logic in Iso-device Ternary CMOS. ISMVL 2021: 189-194

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.