"Multiple-Valued Current-Mode Arithmetic Circuits Based on Redundant ..."

Shoji Kawahito, K. Mizuno, Tasuro Nakamura (1991)

> Home

Details and statistics

DOI: 10.1109/ISMVL.1991.130752

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/KawahitoMN91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/KawahitoMN91
Shoji Kawahito, K. Mizuno, Tasuro Nakamura:
Multiple-Valued Current-Mode Arithmetic Circuits Based on Redundant Positive-Digit Number Representations. ISMVL 1991: 330-339

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.