"Variation-aware clock network design methodology for ultra-low voltage ..."

Xin Zhao et al. (2011)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-31

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/islped/ZhaoTLML11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/ZhaoTLML11
Xin Zhao, Jeremy R. Tolbert, Chang Liu, Saibal Mukhopadhyay, Sung Kyu Lim:
Variation-aware clock network design methodology for ultra-low voltage (ULV) circuits. ISLPED 2011: 9-14

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.