"A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers."

Andrea Pallotta, Francesco Centurelli, Alessandro Trifiletti (2000)

Details and statistics

DOI: 10.1145/344166.344202

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06