"Increasing minimum operating voltage (VDDmin) with number of ..."

Taro Niiyama et al. (2008)

> Home

Details and statistics

DOI: 10.1145/1393921.1393952

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/NiiyamaPIMTS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/NiiyamaPIMTS08
Taro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai:
Increasing minimum operating voltage (V_DDmin) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators. ISLPED 2008: 117-122

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.