"Design Optimization of 3D Multi-Processor System-on-Chip with Integrated ..."

Artem Aleksandrovich Andreev et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3218603.3218606

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/AndreevKZCA18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/AndreevKZCA18
Artem Aleksandrovich Andreev, Fulya Kaplan, Marina Zapater, Ayse K. Coskun, David Atienza:
Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays. ISLPED 2018: 42:1-42:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.