"Development of a Low Cost 15-Gsps Analog-to-Digital Converter Board by ..."

Homin Jiang et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISIE.2019.8781239

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isie/JiangYCL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isie/JiangYCL19
Homin Jiang, Chen-Yu Yu, Mark Chen, Miter Liu:
Development of a Low Cost 15-Gsps Analog-to-Digital Converter Board by using a Field Programmable Gate Array Mezzanine Card Connector for FPGA-Based Backends. ISIE 2019: 1345-1350

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.