"Logic gates and memory elements design and simulation using PMOS organic ..."

Paolo Branchini et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISIE.2017.8001580

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isie/BranchiniFRMRVA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isie/BranchiniFRMRVA17
Paolo Branchini, Andrea Fabbh, Domenico Riondino, Luigi Mariucci, Matteo Rapisarda, Antonio Valletta, Alberto Aloisio, Francesco Di Capua:
Logic gates and memory elements design and simulation using PMOS organic transistor. ISIE 2017: 2097-2101

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.