"A Reconfigurable Floating-Point Compliant Hardware Architecture for Neural ..."

Abhishek Yadav et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISES63344.2024.00031

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/YadavDJ024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/YadavDJ024
Abhishek Yadav, Ayush Dixit, Utsav Jana, Binod Kumar:
A Reconfigurable Floating-Point Compliant Hardware Architecture for Neural Network Implementation. iSES 2024: 104-109

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.